Based on the physical model of nanocrystal (NC) memories described in Part I, a systematic investigation of gate-stack engineering is presented, including high-K control and tunneling oxides. The high ...

At this year's VLSI Symposium in Kyoto, Intel offered a closer look at what to expect from its next-gen 18A manufacturing ...